

# COBEP-SPEC 2015 Tutorial

# Digital Control in Power Electronics

November 29, 2015

### Paolo Mattavelli, Luca Corradini

Power Electronics Group http://pelgroup.dei.unipd.it



University of Padova



# **Tutorial Outline**

- Introduction on Digital Control in Power Electronics
- Part I Digital control basics
- Part II Modulation delay, basic modeling techniques and controller design
- Part III Quantization effects
- Part IV Advances in Digital Control in High-Frequency dc-dc Converters
- Part V Oversampled Current Controller for Grid-Connected Inverter



### Introduction: Digital Control in Power Electronics

- Digital control *using microcontrollers or DSP chips* has long been used in power electronics at relatively high power levels and at relatively low switching frequencies, as in:
  - Grid-connected three-phase inverters and rectifiers
  - Motor drives
  - Uninterruptible power supplies



- Major advances in practical digital control for *high-frequency* switchedmode power supplies (SMPS) have also been introduced in application areas such as:
  - Mobile and desktop electronics
  - Server power distribution systems
  - Telecom/datacom power management
  - Energy-efficient lighting
  - Distributed PV optimizers

P. Mattavelli, L. Corradini



3

Traditional Analog PWM Control: Voltage-Mode Buck Example



#### Pros:

- More than 30 years old technology, widely available
- Simple circuitry, well-known design techniques
- Achievable closed-loop bandwidth  $f_c \sim f_s/20 f_s/5$  depending on the control strategy

#### Cons:

- No flexibility, system parameters set through passive components
- Sensitivity to process and temperature variations
- System interface and (digital) power management features possible through added complexity of microcontroller with A/D and D/A hooks 4



### Why not Digital Control?



- Scaling, performance and cost advances in digital VLSI are rapid
- External passive components no longer required for loop compensation
- Programmability, flexibility, built-in system interface
- Ability to implement more advanced control techniques

P. Mattavelli, L. Corradini

- A/D or DPWM can be more complex and costly than an entire analog PWM controller
- Standard, cost-effective micro-controllers or DSPs are too slow and too complex for majority of mainstream high-frequency SMPS operating in the hundreds of kHz to MHz

5

Analog vs. "brute force" Digital Loop "Analog" dc-dc SMPS "Digital" dc-dc SMPS Power Fets Power Fets Load Load LC filter LC filter DSP Controller Analog SMPS Misc. Misc passives passives • DSP-based controller: Switching frequency: 1 MHz • Loop bandwidth 100 kHz • Fast, high-resolution A/D • <u>Mar</u> • Very high clock-rate DPWM For high-frequency DC-DC • Slow, software-based applications, new approaches are compensation needed to exploit the advantages Poorly flexibile architecture of digital VLSI and signal • Switching frequency: 50 kHz • Loop bandwidth: 3 kHz processing technologies · High cost, no obvious benefits

[65] D. Maksimovicand P. Mattavelli, "Digital Control in Power Electronics: A Power Supply Perspective," in *Proc. 15th International Power Electronics and Motion Control Conference and Exposition* (EPE-PEMCECCE Europe), Sep. 2012 6



[65] D. Maksimovic and P. Mattavelli, "Digital Control in Power Electronics: A Power Supply Perspective," in *Proc. 15th International Power Electronics and Motion Control Conference and Exposition* (EPE-PEMCECCE Europe), Sep. 2012 7





### More Features: Digital Autotuning



P. Mattavelli, L. Corradini





#### • Pros:

- Rubustness against disturbances and noise
- Stability of control characteristics over time and temperature
- Field programmability: control parameters, and sometimes the control law itself, can be re-programmed without hardware modifications
- Interface and communication: the digital controller can interact with other units or with a user interface via suitable communication protocols (e.g. CAN, I<sup>2</sup>C etc...)
- Cons:
  - Cost of the control platform as opposed to analog solutions, when these exist (although price of digital IC's has been steadily decreasing over the last few years)
  - Performances: analog solutions, <u>when they exist</u>, easily offer better performances in terms of regulation and dynamic response
  - Less "standard" design for the traditional analog designer, as it involves sampled-data systems analysis

P. Mattavelli, L. Corradini

Traditional and Emerging Applications Power rating Traditional Applications High power, low switching rate (>kW, <100 kHz) Expensive power electronics equipments Non-critical dynamic performances Digital advantage: sophisticted modulation schemes, user interface, programmability, Emerging reusable code libraries Applications Low power, high switching rate (<kW,>100 kHz) · Low-cost power electronics equipments • Tight voltage regulation, fast dynamic response required • Digital advantage: programmability / telemetry, autotuning, efficiency optimization

Switching frequency



P. Mattavelli, L. Corradini



Switching frequency



### Main Digital Platforms

- Control algorithm is software-implemented and executed by a CPU
- High computational resources and dedicated I/O
- Typically equipped with A/D and D/A converters, and with medium- to high-resolution PWM modulators.
- Controller implementation is relatively fast and not critical

Microcontrollers and DSP's

- Application-Specific Integrated Circuits (ASIC)
- Field-Programmable Gate Arrays (FPGA)

P. Mattavelli, L. Corradini

18



 $t_d$ 



### Main Digital Platforms

- Hardware-based controller realized on a dedicated integrated circuit  $\rightarrow$  <u>Full-custom design</u>
- Design flexibility enables low-cost, *ad hoc* solutions
- Microcontrollers and DSP's

• Application-Specific Integrated Circuits (ASIC)

- Field-Programmable Gate Arrays (FPGA)
- Speed: computational delays typical of µC/DSP platform are largely reduced → Fast controllers optimized for critical applications
- Disadvantage of a long time to market

P. Mattavelli, L. Corradini

### Main Digital Platforms

- General-purpose digital IC's consisting of a set of logic resources which can be interconnected in a user-programmable way
- Field programmability
  - Reduced *time to market* with respect to full-custom designs
- Controller is hardware-based → advantages comparable to ASIC implementations in terms of flexibility
- Microcontrollers and DSP's
- Application-Specific Integrated Circuits (ASIC)

• Field-Programmable Gate Arrays (FPGA)







http://www.intersil.com/content/dam/Intersil/documents/fn69/fn6906.pdf



# Part I Digital Control Basics



### Textbook on Digital Control in Power Electronics

- L. Corradini, D. Maksimović, P. Mattavelli and R. Zane, "Digital Control of High-Frequency Switched-Mode Power onverters," 1st ed. Wiley-IEEE Press, 2015
  - Comprehensive treatment of digital control theory for power converters
  - Enables readers to successfully analyze, model, design, and implement voltage, current, or multiloop digital feedback loops around switched-mode power converters
  - Practical examples are used throughout the book to illustrate applications of the techniques developed:
    - Matlab examples and simulations
    - Verilog and VHDL sample codes

Digital Control of High-Frequency Switched-Mode Power Converters



http://eu.wiley.com/WileyCDA/WileyTi tle/productCd-1118935101.html



### Textbook on Digital Control in Power Electronics

- Introductory knowledge of the digital control techniques applied to power converters
- Different control approached applied to the halfbridge voltage source inverter, considered both in its single- and three-phase implementation.
- Application to inverter output current and voltage control, ending with the relatively more complex VSI applications related to the so called *smart-grid* scenario



P. Mattavelli, L. Corradini

### Digital Control of a Switched-Mode Power Converter



- **Sampled data system,** in which both analog and digital subsystems coexist, interfaced by A/D and D/A converters:
  - Analog subsystems process continuous-time, continuous-amplitude signals.
  - Digital subsystems process discrete-time, quantized-amplitude signals.



### Digital Control of a Switched-Mode Power Converter



#### • Typical control objectives:

- <u>Regulation</u> of  $x_o(t)$  at a reference value against disturbances of various kind. Example: output voltage regulation in DC/DC converters.
- <u>Tracking</u> of a given time-varying profile. Example: digital current or voltage control of a DC/AC inverter.

P. Mattavelli, L. Corradini

34



A discrete time system processes a discrete time sequence x[k] and outputs a discrete time signal y[k]. A sampling period *T* defines the rate at which the signals *x* and *y* are processed and updated.



As long as linear, time invariant systems are considered, the time domain relationship between x and y can always be written as:

$$y[k] = (g * x)[k] = \sum_{n=0}^{+\infty} g[n] \cdot x[k-n]$$

, where g[k] represents the system impulse response.



The Z-Transform X(z) of a discrete-time sequence x[k] is defined as:

$$X(z) = \sum_{n=0}^{+\infty} x[n] \cdot z^{-n}$$

The Z-Transform plays for discrete time systems a role similar to that of the Laplace Transform for analog systems:

 The Z-Transform G(z) of the system impulse response g[k] represents the system transfer function

P. Mattavelli, L. Corradini

36



The Z-Transform X(z) of a discrete-time sequence x[k] is defined as:

$$X(z) = \sum_{n=0}^{+\infty} x[n] \cdot z^{-n}$$

The Z-Transform plays for discrete time systems a role similar to that of the Laplace Transform for analog systems:

- 2) For a stable system, the poles of G(z) are inside the unity circle
- Evaluation of G(z) along the unity circle gives the system's frequency response G(e<sup>jωT</sup>)





### Example: Synchronous Buck Converter



- Converter output voltage is sensed, sampled and quantized into a digital signal  $v_s^{\Diamond}[k]$ .
- Sampling rate is  $f_c = 1/T$ . The most common choice is to <u>set the control sampling</u> rate equal to the converter switching rate:

$$f_c = f_s$$

P. Mattavelli, L. Corradini

### Example: Synchronous Buck Converter



- Digital sequence  $v_s^{\Diamond}[k]$  is compared with the control setpoint  $v_{ref}[k]$ , and the resulting *regulation error* e[k] is processed by the digital compensator.
- The latter calculates, according to its internal control law, the control command u[k] to be applied to the converter during the subsequent switching interval.



### Example: Synchronous Buck Converter



- A digital pulse width modulator (DPWM) compares the digital control command u[k] with an internal carrier r(t), producing a pulse width-modulated output c(t) with duty cycle d[k].
- Generation of *dead times* necessary in order to avoid cross-conduction of the converter switches is implemented either by the DPWM itself or by the gate driving circuitry.

P. Mattavelli, L. Corradini

40



### Analog to Digital Conversion: Sampling



- Sampling is always <u>synchronized</u> with respect to the PWM carrier: sampling instants always occur at a <u>fixed</u> position with respect to the switching interval.
- Excluding sampling rates strictly smaller than the switching rate, let us assume the sampling period *T* is a fraction of the converter switching period *T<sub>s</sub>*:

  - $T = T_s$  "single sampling"
  - $T < T_s$  "multisampling"

• Cases:



# Sampling: $T < T_s$

Actual waveform

Sampled waveform  $v_o[k]$ 

 $v_o(t)$  including ripple

- Suppose the sampling period T is smaller than the switching period  $T_s$ . In the Figure,  $T = T_{s}/3$
- The Nyquist rate  $f_N$  is equal to 3/2 of the switching rate  $f_s$ .
- · Spectral aliasing due to sampling occurs around f=0 and around  $f=f_s$ .
- → Aliased switching noise appears around  $f=f_s$  and requires digital filtering to be attenuated.
- The situation is similar to the analog case, in which high-frequency poles are purposely introduced in the compensator to attenuate switching harmonics.

Aliased



DC Component

of  $v_o(t)$ 

DC Component

of  $v_o[k]$ 

P. Mattavelli, L. Corradini



### Sampling: $T = T_s$

- Suppose now that  $T = T_s$ , i.e. the sampling rate is equal to the converter switching rate.
- This corresponds to sampling the output signal once every switching period, as illustrated in the Figure.
- The Nyquist rate  $f_N$  is equal to one half the switching frequency.
- Spectral aliasing only occurs around f=0.
- → No aliased switching noise appears below the Nyquist rate. No digital filtering is required.



P. Mattavelli, L. Corradini



### Single Sampling vs. Multisampling

#### Single sampling, $T = T_s$



• In power electronics, a common and simple choice is to use a sampling frequency <u>equal</u> to the converter switching frequency.

#### Multisampling, $T < T_s$



• Increasing the sampling rate can however lead to superior dynamic performances in high-frequency dc-dc applications if a suitable filtering of the aliased noise is implemented.

P. Mattavelli, L. Corradini



- Case of <u>triangular</u> ripple: sampling at the middle of the turn-on or turn-off interval <u>exactly</u> yields the average value, with no aliasing distortion.
- Example: sampling of inductor current in digital current control loops



### Analog to Digital Conversion: Quantization



- Output range is quantized into a number of voltage intervals, sometimes called *bins*, each identified by a binary code
- In regulation applications, the *zero error bin* represents the voltage interval defining the reference value:



P. Mattavelli, L. Corradini

Digital Compensator



- The digital compensator updates u[k] on a switching cycle basis from the voltage error  $e[k] = v_{ref}[k] v_o^{\delta}[k]$  and from its internal state.
- As long as the digital compensator is <u>linear and time-invariant</u>, it is always governed by a linear, constant coefficients *difference equation*:

$$u[k] = -a_1 \cdot u[k-1] - a_2 \cdot u[k-2] - \dots - a_N \cdot u[k-N] + b_0 \cdot e[k] + b_1 \cdot e[k-1] + b_2 \cdot e[k-2] + \dots + b_M \cdot e[k-M]$$

• In the z-domain, the compensator transfer function is

$$G_{c}(z) = \frac{\hat{u}(z)}{\hat{e}(z)} = \frac{b_{0} + b_{1}z^{-1} + b_{2}z^{-2} + \dots + b_{M}z^{-M}}{1 + a_{1}z^{-1} + a_{2}z^{-2} + \dots + a_{N}z^{-N}}$$

P. Mattavelli, L. Corradini



### Digital Compensator





- The above equations assume that u[k] is immediately available at the compensator output as soon as e[k] updates.
- In practice, calculation of *u*[*k*] takes a certain <u>computational delay</u> *t<sub>calc</sub>*.

P. Mattavelli, L. Corradini



# Digital PID Compensators

• An important class of linear compensators is that of Proportional-Integral-Derivative (PID) compensators, having a transfer function of the form:

$$G_{c}(z) = \frac{K_{i}}{1 - z^{-1}} + K_{p} + K_{d} \cdot (1 - z^{-1})$$

• The Figure illustrates a block diagram example of a digital PID and exemplifies magnitude and phase Bode diagrams of its frequency response.



P. Mattavelli, L. Corradini



### Digital Pulse Width Modulation



- Function: generate a square wave with duty cycle D proportional to the input signal u[k].
- A digital PWM is only capable of generating a *discrete* set of duty cycles. In other words, <u>duty cycle quantization</u> occurs.



• The smallest duty cycle variation  $q_D$  the modulator is capable of determines its <u>resolution</u>.

P. Mattavelli, L. Corradini







### Example: Counter-Based DPWM



- Very simple DPWM implementation which imitates the analog one.
- Duty cycle:

where  $N_r = f_{clk} / f_s$ .

- Time resolution is determined by clock period  $T_{clk}$
- Minimum duty cycle variation:

$$q_D = \frac{1}{N_r}$$

• Corresponding output quantization:

$$q_{o,DPWM} = \frac{V_g}{N_r}$$

56

voltage

P. Mattavelli, L. Corradini



### Example: Counter-Based DPWM



• For a given switching rate  $f_s$ , the clock frequency  $f_{clk}$  required to achieve a resolution of *n* bits is:

$$f_{clk} = f_s \cdot 2^n$$

- $\rightarrow f_{clk}$  is an <u>exponential</u> function of the number of bits.
- → The counter-based solution is only practical for small resolutions or small switching rates.
- Different DPWM architectures are needed for large resolutions and higher switching rates.



# Part II Modulation Delay, Basic Modeling Techniques and Controller Design



- Control operation:
  - The converter output voltage is sampled and quantized
  - A discrete-time compensator processes the error e[k] and outputs the modulating signal u[k]
  - A digital pulse-width modulator generates the PWM signal c(t)

P. Mattavelli, L. Corradini



### Digital Voltage-Mode Control



- Loop dynamic performances are constrained by the total loop delay *t<sub>d</sub>*, sum of the following contributions:
  - A/D conversion delay
  - Computational delay
- Gate drive propagation delay

• Modulator delay

P. Mattavelli, L. Corradini





### Small-Signal Modeling of Pulse Width Modulators

#### Three families of PWM modulators can be identified:



Small-Signal Modeling

of Pulse Width Modulators





Finding the small-signal frequency response of a pulse-width modulator means [61]:

- 1. Applying a small sinusoidal perturbation at frequency  $\omega$  to the modulating signal u
- 2. Calculating the Fourier component d(t) of the PWM output c(t) at frequency  $\omega$
- 3. Calculating the amplitude/phase relationship  $G_{\text{PWM}}(j\omega)$  between *d* and *u* at frequency  $\omega$

P. Mattavelli, L. Corradini





### Physical Origin of PWM Delay



P. Mattavelli, L. Corradini

Physical Origin of PWM Delay





### Modeling of Pulse Width Modulators: Summary

 $N = f_{sampling}/f_{switching}$  represents the number of times the modulating signal is updated within the switching period







### Modeling of Pulse Width Modulators: Summary



Sources of Control Delays: DSP-based Controller

- Example:  $f_{\text{switching}} = 500 \text{ kHz}$  application,  $f_c = f_s/10$  control bandwidth
- Relative importance of various control delays:



P. Mattavelli, L. Corradini



- Example:  $f_{\text{switching}} = 500 \text{ kHz}$  application,  $f_c = f_s/10$  control bandwidth
- Relative importance of various control delays:







### Discrete-Time Equivalent of a Continuous-Time System

Let  $G_a(s)$  be the transfer function of an analog system driven by a stream of modulated Dirac pulses and followed by an ideal sampler;

The impulse response g[k] of the discrete time equivalent system is *T* times the sampled version of the continuous time impulse response:



, where we defined:

$$Z_T[G_a(s)] = \sum_{n=0}^{+\infty} g_a(t = nT) \cdot z^{-n}$$

P. Mattavelli, L. Corradini





### A Common Misconception: Zero-Order Hold Modeling







### z-Domain Modeling of the Voltage Mode Control Loop

Design example: 12 V–5 V, 50 W synchronous Buck converter with triangular modulation

 $L=2 \mu H$ ,  $r_L=2 m\Omega$ , C=1 mF, ESR=1 m $\Omega$ ,  $f_{switching}=200 \text{ kHz} = f_{sampling}$ 

Few Matlab instructions will do the job:

s=tf('s'); Gvd=Vin\*(1+s\*ESR\*C)/(1+s\*(rL+ESR)\*C)+s^2\*L\*C); set(Gvd, 'inputdelay', Ts/2); Gp=Ts\*c2d(Gvd,Ts,'imp');

The "impulse response discretization" option ('imp') implements the operator  $Z_{Ts}[\cdot]$ .

P. Mattavelli, L. Corradini









### Controller Design Using Continuous-Time Modeling

# Design example: 12 V–5 V, 50 W synchronous Buck converter with triangular modulation

 $L=2 \mu H$ ,  $r_L=2 m\Omega$ , C=1 mF, ESR=1 m $\Omega$ ,  $f_{switching}=200 \text{ kHz} = f_{sampling}$ 

Another popular design method is the *s*-domain design of the compensator followed by its discretization:



Euler Discretization

• It is based on the map:



- Such transformation maps the Re[*s*]<0 half-plane inside the unit circle in the *z*-plane. Such property guarantees that a stable pole in the *s*-plane is mapped into a stable pole in the *z*-plane.
- In particular, the Re[s]<0 half-plane transforms into the disk centered at  $(\frac{1}{2}, 0)$  and of radius  $\frac{1}{2}$ , as illustrated in the Figure:





### Euler Discretization of a Continuous-Time PID

• Let

$$D_c(s) = K_p + \frac{K_i}{s} + sK_d$$

be the transfer function of a continuous-time PID compensator,  $K_p$ ,  $K_i$  and  $K_d$  being the proportional, integral and derivative gains respectively. Assume these gains have already be determined.

• Euler discretization of  $D_c(s)$  is

$$G_{c}(z) = D_{c}(\frac{1-z^{-1}}{T_{s}}) = K_{p} + \frac{K_{i}T_{s}}{1-z^{-1}} + \frac{K_{d}}{T_{s}} \cdot (1-z^{-1})$$

• Coefficients  $K_{p,d}$ ,  $K_{i,d}$  and  $K_{d,d}$  of the discrete-time PID are

$$K_{p,d} = K_p$$
$$K_{i,d} = K_i T_s$$
$$K_{d,d} = \frac{K_d}{T_s}$$

P. Mattavelli, L. Corradini

### **Tustin Discretization**

• It is based on the bilinear map

$$s = \frac{2}{T_s} \frac{1 - z^{-1}}{1 + z^{-1}} \quad \Leftrightarrow \quad z = \frac{1 + s \frac{T_s}{2}}{1 - s \frac{T_s}{2}}$$

• Such transformation maps the Re[s]<0 half-plane into the |z|<1 unit disk, and the imaginary axis  $s = jw_c$  into the unit circle  $z=\exp(jw_dT_s)$ :




#### Tustin Discretization of a Continuous-Time PID

• Let

$$D_c(s) = K_p + \frac{K_i}{s} + sK_d$$

be the transfer function of a continuous-time PID compensator,  $K_p$ ,  $K_i$  and  $K_d$  being the proportional, integral and derivative gains respectively. Assume these gains have already be determined.

• Tustin discretization of  $D_c(s)$  is

$$G_{c}(z) = D_{c}\left(\frac{2}{T_{s}}\frac{1-z^{-1}}{1+z^{-1}}\right) = K_{p} + \frac{K_{i}T_{s}}{2}\frac{1+z^{-1}}{1-z^{-1}} + \frac{2K_{d}}{T_{s}}\frac{1-z^{-1}}{1+z^{-1}}$$

• Coefficients  $K_{p,d}$ ,  $K_{i,d}$  and  $K_{d,d}$  of the discrete-time PID are

$$K_{p,d} = K_p$$
$$K_{i,d} = \frac{K_i T_s}{2}$$
$$K_{d,d} = \frac{2K_d}{T_s}$$

P. Mattavelli, L. Corradini

86



#### Tustin Discretization



• If  $\omega_c$  is the angular frequency in the *s*-plane, the angular frequency  $\omega_d$  in the *z*-plane is

$$\omega_d = \frac{2}{T_s} \arctan\left(\frac{\omega_c T_s}{2}\right)$$

• This relationship describes a **frequency axis distortion** which must sometimes be compensated for when designing the analog controller.



#### Distortion in the Euler and Tustin Discretizations

- Neither the Euler nor the Tustin discretization method allow to exactly replicate the *s*-domain PID frequency response in the *z*-domain.
- As exemplified in the figure, discrepancy between *s*-domain and *z*domain PID frequency responses becomes more and more severe as the frequency increases.
- The Euler discretization introduces a significant phase response error beyond <u>one twentieth</u> of the switching rate.
- The Tustin discretization provides a more accurate representation of the desired frequency response, typically to within <u>one tenth</u> of the switching rate.

P. Mattavelli, L. Corradini







## *z*-Domain Modeling of the Voltage Mode Control Loop

Design example: 12 V–5 V, 50 W synchronous Buck converter with triangular modulation





## *z*-Domain Modeling of the Voltage Mode Control Loop

Design example: 12 V–5 V, 50 W synchronous Buck converter with triangular modulation





## *z*-Domain Modeling of the Voltage Mode Control Loop

Design example: 12 V–5 V, 50 W synchronous Buck converter with triangular modulation







## Design example: 12 V–5 V, 50 W synchronous Buck converter with triangular modulation





#### Summary on Small-Signal Modeling Approaches

- Two modeling techniques have been discussed:
  - I. Continuous-Time Modeling: pure *s*-domain approach. Based on averaged small-signal models used for analog control design.
    - Pros: easy to use, based on Laplace transform analysis.
    - Cons: approximate. Does not capture important sampling effects.
  - II. Discretization-Based Modeling: z-domain approach. Based on a specific *s*-to-*z* discretization of continuous-time models.
    - <u>Pros</u>:
      - Provides exact modeling for Buck-type topologies
      - Very good approximations for sampling at the middle of on/off period for current control
    - <u>Cons</u>: approximate for other types of topologies and/or for different sampling instant.



- An exact discrete-time small-signal modeling is possible ([11], [61]), which provides a precise approach at the expense of a mathematical complexity:
- The complete discrete-time smallsignal model in state-space form is

 $\begin{cases} \hat{\mathbf{x}}[k+1] = \mathbf{\Phi} \cdot \hat{\mathbf{x}}[k] + \gamma \cdot \hat{u}[k] \\ \hat{\mathbf{y}}[k] = \mathbf{\delta} \cdot \hat{\mathbf{x}}[k] \end{cases}$ 

• In the *z*-domain, the input-output transfer function matrix  $\mathbf{W}(z)$  is

$$\mathbf{W}(z) = \frac{\hat{\mathbf{y}}(z)}{\hat{u}(z)} = \mathbf{\delta} (z\mathbf{I} - \mathbf{\Phi})^{-1} \mathbf{\gamma}$$

• Entries of W(z) are the control-tooutput small-signal transfer functions of the digitally controlled converter.

P. Mattavelli, L. Corradini



96



Part III Quantization Effects



#### Quantizations



- The above control loop contains three quantizations:
  - Input quantization due to A/D conversion
  - Output quantization due to finite DPWM resolution
  - Control quantization due to finite precision arithmetic

P. Mattavelli, L. Corradini



98



- Input quantization due to A/D conversion
- Output quantization due to finite DPWM resolution
- Control quantization due to finite precision arithmetic

discussion is limited to the first two types of

quantization



#### Input Quantization



P. Mattavelli, L. Corradini

100



### Input Quantization

- The quantizer has a so called *linear range*, within which the quantization error remains bounded to within  $|e_q| < q_{o,A/D}/2$
- Outside the linear range the quantizer saturates, and the quantization error magnitude increases as  $|x_o|$  increases.
- Each input interval corresponding to the same output level is commonly called bin. Input values belonging to the same bin are *indistinguishable* to the digital compensator.





- In regulation applications, the output signal  $x_o$  can therefore only be regulated to within  $\pm q_{o,A/D}/2$ .
- The *zero error bin* is the bin inside which it is desired to regulate the output. It is identified by a digital setpoint  $X_{ref}$ .
- Note that when the sampled output lies inside the zero error bin, the control error *e* is zero<sup>\*</sup>:

$$e = X_{ref} - x_{o,q} = 0.$$



\* Do not confuse the quantization error  $e_q$  with the control error e!

P. Mattavelli, L. Corradini





- The digital compensator is typically capable of calculating the control command u[k] with a resolution much higher than what the modulator is capable of. For such reason, u[k] is quantized into a lower resolution signal  $u^{\circ}[k]$  before being acquired by the DPWM.
- Such quantization can be modeled as a process in which some of the least significant bits of *u* are eliminated via either *round-off* or *truncation*.
- The Figure represents the  $u^{\diamond}$  vs. u quantization characteristic when the two least significant bits of u are truncated.



P. Mattavelli, L. Corradini

105



### Output Quantization

- Quantization of u corresponds to the minimum duty cycle variation  $q_D$  the modulator can generate.
- In turn,  $q_D$  induces a corresponding quantization  $q_{o,DPWM}$  of the output voltage range.
- In the case of Buck converter:
- More generally, if *M*(*D*) is the converter conversion ratio:

$$\begin{aligned} V_{out} &= M(D) \cdot V_g \\ \Rightarrow & q_{o,DPWM}(D) \cong \frac{\partial M}{\partial D} \cdot q_D \cdot V_g \end{aligned}$$

• Observe that, in general,  $q_{o,DPWM}$  depends upon the converter operating point.



 $V_{out} = D \cdot V_g \implies q_{o,DPWM} = q_D \cdot V_g$ 



#### Output Quantization: Examples

- Buck converter example:
  - $q_{o,DPWM} = q_D V_g$
  - Quantization on  $V_o$  is *uniform* as long as  $V_g$  is fixed
- $q_{o,DPWM} \approx q_D V_g / (1-D)^2$

• Boost converter example:

• Quantization on  $V_o$  depends on the operating point *D* even with  $V_g$  fixed.



- If no output quantization level falls within the zero error bin, the digital controller will <u>never</u> reach a steady-state condition.
- As a result, a <u>permanent oscillation</u> arises, in which the output voltage endlessly moves around the zero error bin.
- Such oscillation, inherently nonlinear in nature, is an example of limit cycle.



• Such condition, however, is necessary but not sufficient to prevent limit cycling.

P. Mattavelli, L. Corradini

Example of Limit Cycle 2.52  $v_o(V)$ 2.515 2.51 2.505 2.5 2.495 2.49 2.485 2.48 2 0 4 6 time (ms)

- In the example,  $q_{o,DPWM} > q_{o,A/D}$
- $\rightarrow$  A low-frequency limit cycle arises



#### Effect of the Integral Gain

- Consider now a digital PID compensator such as the one reported in the Figure. Suppose the sensing gain of the feedback is unity, i.e. *H*=1.
- Assume also the system to be <u>in</u> <u>steady-state and with no limit</u> <u>cycles</u>. Since the feedback contains one integrator, it follows that e[k]=0.
- This means that both the proportional and derivative components of the control signal are zero, while the integral term is constant:

 $u[k] = u_i[k] = \text{constant}$ 



P. Mattavelli, L. Corradini

111



#### Effect of the Integral Gain

• The integral term can be written as

$$u_i[k] = K_i \cdot \sum_{n=-\infty}^{k} e[n]$$

• Since *e*[*k*] is a digital sequence, each *e*[*n*] is an <u>integer</u> multiple *l*[*n*] of the A/D quantization step *q*<sub>*o*,A/D:</sub>



• Since  $u[k] = u_i[k] = \text{constant}$ , the summation of the l[n] terms must converge to some integer N:

$$u[k] = K_i \cdot q_{o,A/D} \cdot N$$





• Equation

 $u[k] = K_i \cdot q_{o,A/D} \cdot N$ 

implies that, in steady-state, u[k] is quantized by  $K_i \cdot q_{o,A/D}$ . In other words, u[k] inherits the granularity of e[k], scaled by the integral gain  $K_i$ .

• Similarly to what seen in regard to the DPWM quantization, one must therefore expect such quantization to induce a corresponding granularity  $q_{o,Ki}$  on the output voltage.



P. Mattavelli, L. Corradini



$$q_{o,Ki} < q_{o,A/D} \implies \frac{1}{N_r} G_{vd}(s=0) \cdot H \cdot K_i < 1$$

(No-limit-cycling condition #2)



• No-limit-cycling conditions #1 and #2





can be regarded as *necessary, but not sufficient* to guarantee absence of limit cycles.

- From a design standpoint, the above equations nonetheless serve as good starting points. Further investigations on the possible occurrence of limit cycle oscillations are best performed via simulation.
- In the case of voltage-mode control of a Buck converter one has  $G_{vd}(0) = V_g$ , and the second condition becomes

$$\frac{1}{N_r} V_g \cdot H \cdot K_i < 1$$

Large  $V_g$ 's tend to make  $q_{o,Ki}$  larger, potentially triggering limit cycle oscillations.

P. Mattavelli, L. Corradini



- In the previous example,  $q_{o,DPWM}$  is reduced so as to satisfy  $q_{o,DPWM} < q_{o,A/D}$ .
- The limit cycle, however, persists. The reason is that the controller integral gain violates the no-limit cycle condition.



### Effect of the Integral Gain: Example



• After the integral gain is reduced, the limit cycle vanishes.

P. Mattavelli, L. Corradini



- No-limit-cycling conditions presented here have been originally discussed in [43]:
  - A. Peterchev, S. Sanders, "Quantization Resolution and Limit Cycling in Digitally Controlled PWM Converters," *IEEE Trans. Power Electron.*, Vol. 18, No. 1, pp. 303-318, Jan. 2003.
- Further no-limit-cycling conditions are formulated in [46]:
  - H. Peng, A. Prodić, E. Alarcón, D. Maksimović, "Modeling of Quantization Effects in Digitally Controlled DC-DC Converters," *IEEE Trans. Power Electron.*, Vol. 22, No. 1, pp., 208-215, Jan. 2007
- For an additional discussion on finite precision arithmetic effects, see [61]:
  - L. Corradini, D. Maksimović, P. Mattavelli and R. Zane, "Digital Control of High-Frequency Switched-Mode Power Converters," 1st ed. Wiley-IEEE Press, Jul. 2015



## Part IV Advances in Digital Control for High-Frequency dc-dc Converters



#### Research in Digital Control of High-Frequency Power Converters

Focus on high-performance, low hardware complexity control solutions capable to:

- 1. Be competitive against well-established analog controllers
- 2. Offer new features, not available with analog ICs





### Digital Time-Optimal Control



- A conventional PID controller is active during normal operation
- A nonlinear time-optimal controller (TOC) takes over when a load change is detected
- The TOC control recovers the voltage error with a single on/off switching action

P. Mattavelli, L. Corradini

**Digital Time-Optimal Control Time-Optimal Transient** Once the change (load step-up case): load is  $\Delta V_{th} \downarrow$ detected:  $V_{ref}$  $v_{o}(t)$ Primary switch is turned on 1. for a time interval  $T_{on}$ t<sub>d</sub> Primary switch is turned 2. synchronous off (and  $i_{o}(t)$ switch is turned on) for a time interval  $T_{off}$  $i_{\rm L}(t)$ 3. If  $T_{on}$  and  $T_{off}$  are properly ►t timed, the output voltage is  $T_{off}$  $T_{on}$ brought back to regulation

in minimum time



#### Digital Time-Optimal Control



- Both *T*<sub>on</sub> and *T*<sub>off</sub> depend on the power stage parameters.
- However, *it is possible* to realize a Time-Optimal switching sequence without preliminary knowledge of the power stage parameters, *as long as times and voltages can be measured "on the fly" during the transient*.

P. Mattavelli, L. Corradini





#### Parameter-Independent **Time-Optimal Control**



#### Parameter-Independent **Time-Optimal Control**



Robust time-optimal sequence:

- 1. Upon transient detection, turn primary switch on
- 2. At the valley point, measure the value of output voltage deviation  $\Delta V$  and calculate  $V_{sw}$
- 3. Measure time interval  $T_2$  as  $v_o(t)$ reaches  $V_{sw}$
- 4. At  $v_o(t) = V_{sw}$ , turn switch off and calculate  $T_3$
- 5. At the end of  $T_3$ , return to PID operation





### Asynchronous A/D Sampling



- An asynchronous A/D converter quantizes the output voltage as soon as it crosses a quantization level
- A *data\_ready* flag is asserted upon every conversion
- Viable approach for fast acquisition during the Time-Optimal Transient

P. Mattavelli, L. Corradini



- An asynchronous A/D converter quantizes the output voltage as soon as it crosses a quantization level
- A *data\_ready* flag is asserted upon every conversion
- Viable approach for fast acquisition during the Time-Optimal Transient



### Experimental Results: Conventional PID Control



P. Mattavelli, L. Corradini

Experimental case study:

- 5 V 1.6 V synchronous buck,  $f_s$ =500 kHz, L=1.1 µH,  $C_{nom}$ =250 µF (ceramic)
- Asynchronous A/D quantization step  $\Delta q=3$  mV
- Load detection threshold  $\Delta V_{th} = 12 \text{ mV}$
- Experimental tests:
  - Conventional PID
  - Proposed Time-Optimal, Voltage Based Approach
  - Tests for different values of the output capacitance

134

#### Experimental Results: Time-Optimal Control



Experimental case study:

- 5 V 1.6 V synchronous buck,  $f_s$ =500 kHz, L=1.1  $\mu$ H,  $C_{nom}$ =250  $\mu$ F (ceramic)
- Asynchronous A/D quantization step  $\Delta q=3$  mV
- Load detection threshold  $\Delta V_{th} = 12 \text{ mV}$
- Experimental tests:
  - Conventional PID
  - Proposed Time-Optimal, Voltage Based Approach
  - Tests for different values of the output capacitance

P. Mattavelli, L. Corradini



### Experimental Results: Time-Optimal Control



P. Mattavelli, L. Corradini

Experimental case study:

- 5 V 1.6 V synchronous buck,  $f_s$ =500 kHz, L=1.1  $\mu$ H,  $C_{nom}$ =250  $\mu$ F (ceramic)
- Asynchronous A/D quantization step  $\Delta q=3$  mV
- Load detection threshold  $\Delta V_{th} = 12 \text{ mV}$
- Experimental tests:
  - Conventional PID
  - Proposed Time-Optimal, Voltage Based Approach
  - Tests for different values of the output capacitance

136



#### Experimental Results: Time-Optimal Control



Experimental case study:

- 5 V 1.6 V synchronous buck,  $f_s$ =500 kHz, L=1.1 µH,  $C_{nom}$ =250 µF (ceramic)
- Asynchronous A/D quantization step  $\Delta q=3$  mV
- Load detection threshold  $\Delta V_{th} = 12 \text{ mV}$
- Experimental tests:
  - Conventional PID
  - Proposed Time-Optimal, Voltage Based Approach
  - Tests for different values of the output capacitance



#### Research in Digital Control of High-Frequency Power Converters

Focus on high-performance, low hardware complexity control solutions capable to:

- Be competitive against well-established analog controllers 1.
- 2. Offer new features, not available with analog ICs







### **Digital Autotuning**



#### Control design approaches

Standard, worst case design:

- Must accept significant penalties in closed loop performances
- Unable to track process parametric variations

P. Mattavelli, L. Corradini

Self-tuning digital controllers:

- *Optimized* closed loop bandwidth while maintaining proper stability margins
- *Online tuning* is possible to track process variations

140



#### Objectives of the tuning algorithm

- Determine the compensator parameters in order to meet proper stability margins, and ensure adequate dynamic performances.
- Typically:
  - Phase margin  $\varphi_m = \varphi_m^*$
- Loop gain crossover frequency  $f_c = f_c^*$



- In closed-loop configuration, an input perturbation  $u_p[k]$  is superimposed to the modulating signal
- The model reference expresses the desired system loop gain:  $T^*(z) = C^*(z)G^*(z)$

P. Mattavelli, L. Corradini

142



• Rather than forcing condition  $T(z) = T^*(z)$  at every frequency, it is imposed only at the desired crossover frequency  $f_c$ . Therefore, the model reference reduces to a simple phase shift:

 $T^*(f_c) = e^{-j(\pi - \varphi_m)} = -e^{j\varphi_m}$ 







#### Application to Two-Parameters Regulators (PD or PI)







#### Application to Two-Parameters Regulators (PD or PI)







#### Application to Two-Parameters Regulators (PD or PI)







### Cross-Correlation Based Identification



#### Reference work:

[48] B. Miao, R. Zane, D. Maksimovic, "System Identification of Power Converters with Digital Control through Cross-Correlation Methods", IEEE Transactions on Power Electronics, Vol. 20, no. 5, Sept. 2005

P. Mattavelli, L. Corradini





- Parametric identification: a set of parameters is estimated • to best-fit the identified response with an analytical model, as in:
  - B. Miao, R. Zane, D. Maksimovic, "Automated Controller Design for • Switching Converters", IEEE PESC 2005
  - → Accurate
  - →Computationally Intensive!

Non-parametric identification: the tuning algorithm directly works on the magnitude/phase vector of the process transfer function, as in: [52] M. Shirazi, L. Corradini, R. Zane, P. Mattavelli, D. Maksimovic, "Autotuning Techniques for Digitally Controlled Point-of-Load Converters with Wide Range of Capacitive Loads", IEEE APEC 2007

P. Mattavelli, L. Corradini





#### Sys-ID Autotuner: experimental results

#### Post-Tuning $0 \rightarrow 9A$ load transients with two different capacitive loads 12V-1.5V Synchronous Buck Converter, $L = 1 \mu H$ , f<sub>s</sub>=200kHz



P. Mattavelli, L. Corradini

#### Research in Digital Control of **High-Frequency Power Converters**

Focus on high-performance, low hardware complexity control solutions capable to:

- 1. Be competitive against well-established analog controllers
- 2. Offer new features, not available with analog ICs





#### Digital Online Efficiency Optimization of dc-dc Converters

- Traditional approach to efficiency improvement:
  - "Optimization" carried out during the design phase and limited to a specific operating point or narrow operating range
  - Often topological modifications/ancillary elements are required to mitigate efficiency loss outside the optimal range
  - Fixed modulation scheme  $\rightarrow$  converter capabilities not fully exploited

P. Mattavelli, L. Corradini

#### Digital Online Efficiency Optimization of dc-dc Converters

#### • Digital online efficiency optimization:

- Exploit converter degrees of freedom, dynamically adjust operation to reach and track the maximum efficiency point
- No topological modifications, transfer additional complexity to the controller rather than to the (more expensive) power stage
- Inherently exploit maximum efficiency of a given topology and for a given operating point (e.g. mixed soft/hard switching operation)
- Advanced control / modulation strategies facilitated by the digital approach



#### Digital Online Efficiency Optimization of dc-dc Converters

#### • Example

- From [56]: V. Yousefsadeh and D. Maksimovic, "Sensorless optimization of dead times in dc-dc converters with synchronous rectifiers," *IEEE Trans. Power Electron.*, vol. 21, no. 4, pp. 994– 1002, Jul. 2006
- Sensorless dead time optimization in a synchronous buck dc-dc converter
- Efficiency improvement from (a) 87.3 % (before optimization) to (b) 92.4 % (after optimization)



P. Mattavelli, L. Corradini





## A number of degrees of freedom are offered by the DHB–SRC topology:

- Duty cycle  $d_A$  of first leg
- Duty cycle  $d_B$  of second leg
- Phase lag  $\phi$  between control signals
- Switching frequency  $f_s$





#### Output Power and Efficiency Contour Plots



# Maximum Efficiency Point

- Infinite  $(d_A, \phi)$  configurations correspond to the *same* output power
- Among these, an optimal control input exists which maximizes efficiency






- Infinite  $(d_A, \phi)$  configurations correspond to the *same* output power
- Among these, an optimal control input exists which maximizes efficiency





P. Mattavelli, L. Corradini





#### • Two loops:

- Regulation loop (command  $\kappa$ ) regulating the output voltage
- Slower optimization loop (command α) minimizes the input current using a minimum current tracking algorithm (e.g. Perturb&Observe)
- Choice of the  $(\alpha,\kappa) \rightarrow (\phi,d_A)$  map is crucial to the robustness of the control



### Investigated Approach for Online Efficiency Optimization

Control input is constrained to lie on a straight line passing through the maximum power point:



P. Mattavelli, L. Corradini

166

### Investigated Approach for Online Efficiency Optimization

Control input is constrained to lie on a straight line passing through the maximum power point:





P. Mattavelli, L. Corradini



### Online Efficiency Optimization: Experimental Results



Switching frequency $f_s$	200 kHz
Input Voltage $V_g$	12 V
Output Voltage	5 V
Nominal output current	1 A
Tank capacitance	630 nF
Tank inductance	2.1 µH
Equivalent tank resistance $R_{par}$	0.22 Ω
Input current sensing resistance	0.2 Ω

Efficiency optimization as seen on the (*d*<sub>A</sub>, φ) plane (experimental)

P. Mattavelli, L. Corradini

Online Efficiency Optimization: Experimental Results





### Part V Oversampled Current Controller for Grid-Connected Inverters



### Application example: Interfacing DERs to the Utility

• Utility Interface: converter interfacing distributed energy resource (DER) to the mains.



- Grid-supporting behaviour during grid-tied operation.
- Grid-forming behaviour during islanded operation.
- **High-performance current controllers** bring several advantages in utility interface converters operation, like:
  - sustaining fast load transients
  - compensating harmonic currents
  - rejecting grid disturbances

P. Mattavelli, L. Corradini



# Motivations of comparing current controller in utility applications

- Comparing three different fully digital, oversampled, large bandwidth inverter current controllers:
  - <u>Proportional-Integral Controller</u>
  - <u>Predictive Controller</u>

Buso *et al*, "Oversampled Dead-Beat Current Controller for Voltage Source Sonverters," *IEEE APEC Conf. Proc.*, March 2015.

<u>Hysteresis Controller</u>

Buso *et al*, "A Non-linear Wide Bandwidth Digital Current Controller for DC-DC and DC-AC Converters," *IEEE Trans. Ind. Electron.*, 2015.

- **Providing exprimental verification** of analytical/simulation analysis of the three controller solutions.
- Identifying which controller attains the **highest performance** when adopted as the inner current control loop in a **microgrid utility interface converter**.

P. Mattavelli, L. Corradini







### Single Sampling Current Control Simulation

#### 15 kVAAPF with three-phase diode rectifier load



P. Mattavelli, L. Corradini

#### Multiple-sampling Current Control Simulation

15 kVA APF with three-phase diode rectifier load





#### Controller Hardware

- LabVIEW environment to implement control algorithms.
- Control hardware: GPIC board.
- Custom high performance external AI as sensing device connected to the FPGA of GPIC:
  - Resolution: 12-bit
  - Analog bandwidth: 200 kHz
  - Sampling rate: 40 MSample/s
  - CMRR: 80dB



GPIC

#### Custom current sensor

178

P. Mattavelli, L. Corradini

## PI Current Controller





### Predictive Current Controller



### Hysteresis Current Controller



- An accurate *simulation model* was implemented that allows to test the controller response to small sinusoidal perturbations of the steady state reference current.
- Based on that, the perturbation effect can be predicted and the controller's phase lag can be *numerically* estimated.



## Hysteresis Current Controller



P. Mattavelli, L. Corradini







#### Large-Signal Performances



(a) Response to 180° phase steps of a sinusoidal reference current during grid-tied operation ( $v_G$  (AC) = 230 VRMS , f = 50 Hz ).

(b) Response to a negative step of the reference current ( $v_0$  (DC) = 280 V).

P. Mattavelli, L. Corradini

## Utility Interface Voltage Control

- Open-loop voltage gains obtained with the considered current controllers
- **PI voltage regulator**, designed for 2 kHz crossover frequency, 50° phase margin.





### Summary of Initial Results

- All the considered controllers (oversampled PI, predictive, hysteresis) shown high performance levels.
- In the bandwidth [10 Hz, 3.0 kHz] the amplitude response is practically flat while the phase shift is minimum for the hysteresis controller (equal to -3° at 3.0 kHz) and maximum for the PI controller (equal to -49° at 3.0 kHz).
- Reference step changes are detected with both minimum delay and rise time for the hysteresis controller. A similar behaviour is shown by the predictive controller. PI regulator response is consistent with its small-signal bandwidth.
- THD performance of PI: 1.52 %; Predictive: 0.82 %; Hysteresis: 1.47 %, in traking a 10 A<sub>pk</sub> sine wave (voltage THD = 3 %).

P. Mattavelli, L. Corradini

### Utility Interface Results



<sup>(1)</sup> Purely resistive load.

<sup>&</sup>lt;sup>(2)</sup> Programmable electronic load, crest factor CF = 2.







a) Disconnection of UI from the manisb) Connection of the UI to the mains



### **Tutorial Summary**

- Basics of digital control in power electronics has been outlined for high-frequency dc-dc converters, including:
  - Modulation delay
  - Modeling techniques
  - Controller design
- A set of advanced applications of Digital Control has been addressed:
  - Time- optimal control
  - Autotuning
  - Efficiency optimization
- Oversampling techniques for inverters have been described



## Thank you for your kind attention!



#### Selected References

#### Digital Control Technology for SMPS

- 1. S. Buso, P. Mattavelli, L. Rossetto and G. Spiazzi, "Simple digital control improving dynamic performance of power factor preregulators," *IEEE Trans. Power Electron.*, vol. 13, no. 5, pp. 814–823, Sep. 1998
- M. W. May, M. R. May, J. E. Willis, "A Synchronous Dual-Output Switching Dc-Dc Converter Using Multibit Noise-Shaped Switch Control," in *Proc. IEEE International Solid-State Circuits Conference* (ISSCC), pp. 358–359, 2001
- 3. A. Prodic, D. Maksimovic, "Design of a digital PID regulator based on look-up tables for control of high-frequency DC-DC converters," in *Proc. 8th IEEE Workshop on Computers in Power Electronics* (COMPEL), 2002, pp. 18–22
- B. J. Patella, A. Prodic, A. Zirger, D. Maksimovic, "High-frequency digital PWM controller IC for DC-DC converters," *IEEE Trans. Power Electron.*, vol. 18, Issue 1, pp. 438–446, Jan. 2003
- A.V. Peterchev, J. Xiao, S.R. Sanders, "Architecture and IC implementation of a digital VRM controller," *IEEE Trans. Power Electron.*, vol. 18, Issue 1, pp. 356–364, Jan. 2003
- J. Chen, A. Prodic, R.W. Erickson, D. Maksimovic, "Predictive digital current programmed control," *IEEE Trans. Power Electron.*, vol. 18, Issue 1, pp. 411–419, Jan. 2003
- 7. J. Xiao, A.V. Peterchev, J. Zhang, S. Sanders, "A 4μA quiescent-current dual-mode digitally controlled buck converter IC for cellular phone applications," IEEE Journal of Solid-State Circuits, vol. 39, Issue 12, pp. 2342–2348, Dec. 2004
- D. Maksimovic, R. Zane and R. W. Erickson, "Impact of digital control in power electronics," in *Proc. 16<sup>th</sup> IEEE International Symposium on Power Semiconductor Devices*, May 2004, pp. 13–22
- K. Wang, N. Rahman, Z. Lukic, A. Prodic, "All Digital DPWM/DPFM Controller for Low-Power DC-DC Converters," in *Proc. 21st IEEE Applied Power Electronics Conference and Exposition* (APEC), 2006, pp. 719–723
- D. M. Van den Sype, K. De Gusseme, A. P. M. Van den Bossche, J. A. Melkebeek, "Small-signal z-domain analysis of digitally controlled converters," *IEEE Trans. Power Electron.*, vol. 21, no. 2, pp. 470–478, Mar. 2006



#### Selected References

- 11. D. Maksimovic and R. Zane, "Small-signal discrete-time modeling of digitalyl controlled PWM converters," *IEEE Trans. Power Electron.*, vol. 22, no. 6, pp. 2552–2556, Nov. 2007
- 12. J. Zhang, S. Sanders, "A Digital Multi-Mode Multi-Phase IC Controller for Voltage Regulator Application," in *Proc. 22<sup>nd</sup> IEEE Applied Power Electronics Conference and Exposition* (APEC), 2007, pp. 719–726
- 13. L. Corradini, P. Mattavelli, E. Tedeschi and D. Trevisan, "High-bandwidth multisampled digitally controlled dc-dc converters using ripple compensation," *IEEE Trans. Ind. Electron.*, vol. 55, no. 4, pp. 1501–1508, Apr. 2008
- 14. L. Corradini, P. Mattavelli, "Modeling of Multisampled Pulse Width Modulators for Digitally Controlled DC-DC Converters," *IEEE Trans. Power Electron.*, vol. 23, no. 4, pp. 1839–1847, Jul. 2008
- L. Corradini, P. Mattavelli, S. Saggini, "Analysis of A High-Bandwidth Event-Based Digital Controller For DC-DC Converters," in *Proc. IEEE Power Electronics Specialist Conference* (PESC), Rhodes, Jun. 2008, pp. 4578–4584
- 16. R. V. White, "The digital power after the hype," APEC 2010 Plenary Session
- D. Maksimovic, R. Zane and L. Corradini, "Advances in digital control for high-frequency switched-mode power converters," *Power Electronics monthly*, vol. 44, no. 12, pp. 2–19, Dec. 2010, serial no. 217, sponsored by Xi'an Power Electronics Research Institute, China

P. Mattavelli, L. Corradini



#### Selected References

#### A/D and DPWM Architectures

- 18. A. Syed, E. Ahmed and D. Maksimovic, "Digital PWM controller with feed-forward compensation," in *Proc. 19th IEEE Applied Power Electronics Conference and Exposition* (APEC), vol. 1, 2004, pp. 60–66
- A. Syed, E. Ahmed, D. Maksimovic and E. Alarcon, "Digital pulse width modulator architectures," in *Proc. 35<sup>th</sup> IEEE Power Electronics Specialists Conference* (PESC), vol. 6, 2004, pp. 4689–4695
- E. O'Malley and K. Rinne, "A programmable digital pulse width modulator providing versatile pulse patterns and supporting switching frequencies beyond 15 MHz," in *Proc. 19th IEEE Applied Power Electronics Conference and Exposition* (APEC), vol. 1, 2004, pp. 53–59.
- V. Yousefzadeh, T. Takayama and D. Maksimovic, "Hybrid DPWM with digital delay-locked loop," in *Proc. 10<sup>th</sup> IEEE Workshop on Computers in Power Electronics* (COMPEL), Jul. 2006, pp. 142–148
- 22. A. Parayandeh and A. Prodic, "Programmable analog-to-digital converter for low-power dc-dc smps," *IEEE Trans. Power Electron.*, vol. 23, no. 1, pp. 500–505, Jan. 2008
- 23. H. Hu, V. Yousefzadeh and D. Maksimovic, "Nonuniform A/D quantization for improved dynamic responses of digitally controlled dc-dc converters," *IEEE Trans. Power Electron.*, vol. 23, no. 4, pp. 1998–2005, Jul. 2008
- T. Carosa, R. Zane and D. Maksimovic, "Scalable digital multiphase modulator," *IEEE Trans. Power Electron.*, vol. 23, no. 4, pp. 2201–2205, Jul. 2008
- 25. L. Corradini, A. Bjeletic, R. Zane and D. Maksimovic, "Fully digital hysteretic modulator for de-de switching converters," *IEEE Trans. Power Electron.*, vol. 26, no. 10, pp. 2969–2979, Oct. 2011



#### Mixed-Signal Controllers

- 26. S. Saggini, M. Ghioni, A. Geraci, "An innovative digital control architecture for low-voltage, high-current DC-DC converters with tight voltage regulation," *IEEE Trans. Power Electron.*, vol. 19, Issue 1, pp. 210–218, Jan. 2004
- S. Saggini, G. Garcea, M. Ghioni, P. Mattavelli, "Analysis of High-Performance Synchronous/Asynchronous digital control for dc-dc boost converters," in *Proc. IEEE Applied Power Electronics Conference* (APEC), 6-10 Mar. 2005, pp. 892–898
- S. Saggini, D. Trevisan, P. Mattavelli, M. Ghioni, "Synchronous/Asynchronous Digital Voltage-Mode Control for dc-dc Converters," *IEEE Trans. Power Electron.*, vol. 22, no. 4, pp. 1261–1268, Jul. 2007
- 29. D. Trevisan, S. Saggini, P. Mattavelli, "Hysteresis-based mixed-signal voltage-mode control for dc-dc converters," in *Proc. IEEE Power Electronics Specialist Conference* (PESC), Jun. 2007, pp. 2664–2670
- S. Saggini, P. Mattavelli, M. Ghioni, M. Redaelli "Mixed-signal voltage-mode control with an inherent analog derivative action," *IEEE Trans. Power Electron.*, vol. 23, no. 3, pp. 1485–1493, May 2008
- T. Grote, F. Schafmeister, H. Figge, N. Fröhleke, P. Ide, J. Böcker, "Adaptive Digital Slope Compensation for Peak Current Mode Control," in *Proc. IEEE Energy Conversion Conference and Exposition* (ECCE), pp. 3523–3529, 2009

P. Mattavelli, L. Corradini



#### Selected References

Nonlinear Controllers

- 32. G. Feng, E. Meyer, Y. F. Liu, "A new digital control algorithm to achieve optimal dynamic performance in DC-to-DC converters," *IEEE Trans. Power Electron.*, vol. 22, no. 4, pp. 1489–1498, Jul. 2007
- 33. Z. Zhao, V. Smolyakov, A. Prodic, "Continuous-time digital controller for high-frequency DC-DC converters," *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 564–573, Mar. 2008
- 34. V. Yousefzadeh, A. Babazadeh, B. Ramachandran, E. Alarcon, L. Pao, D. Maksimovic, "Proximate Time-Optimal Digital Control for Synchronous Buck DC-DC Converters," *IEEE Trans. Power Electron.*, vol. 23, no. 4, pp. 2018–2026, Jul. 2008
- 35. E. Meyer, Z. Zhang, and Y. F. Liu, "An optimal control method for buck converters using a practical capacitor charge balance technique," *IEEE Trans. Power Electron.*, vol. 23, no. 4, pp. 1802–1812, Jul. 2008
- 36. L. Corradini, E. Orietti, P. Mattavelli, S. Saggini, "Digital Hysteretic Voltage-Mode Control for DC-DC Converters based on Asynchronous Sampling," *IEEE Trans. Power Electron.*, vol. 24, no. 1, pp. 201–211, Jan. 2009
- L. Corradini, A. Costabeber, P. Mattavelli and S. Saggini, "Parameter-independent time-optimal digital control for point-ofload converters," *IEEE Trans. Power Electron.*, vol. 24, no. 10, pp. 2235–2248, Oct. 2009
- A. Costabeber, P. Mattavelli and S. Saggini, "Digital time-optimal phase shedding in multiphase buck converters," *IEEE Trans. Power Electron.*, vol. 25, no. 9, pp. 2242–2247, Sep. 2010
- 39. L. Corradini, A. Babazadeh, A. Bjeletic and D. Maksimovic, "Current-limited time-optimal response for digitally-controlled dc-dc converters," *IEEE Trans. Power Electron.*, vol. 25, no. 11, pp. 2869–2880, Nov. 2010
- 40. E. Meyer, Z. Zhang and Y. F. Liu, "Digital charge balance controller to improve the loading/unloading transient response of buck converters," *IEEE Trans. Power Electron.*, vol. 27, no. 3, pp. 1314–1326, 2012
- 41. L. Jia and Y. F. Liu, "Voltage-based charge balance controller suitable for both digital and analog implementations," *IEEE Trans. Power Electron.*, vol. 28, no. 2, pp. 930–944, Feb. 2013
- 42. A. Radic, Z. Lukic, A. Prodic and R. H. de Nie, "Minimum-deviation digital controller IC for dc-dc switch-mode power supplies," *IEEE Trans. Power Electron.*, vol. 28, no. 9, pp. 4281–4298, Sep. 2013



#### Selected References

#### Quantization-related Effects in Digitally Controlled SMPS

- 43. A. V. Peterchev and S. R. Sanders, "Quantization resolution and limit cycling in digitally controlled PWM converters," *IEEE Trans. Power Electron.*, vol. 18, no. 1, pp. 301–308, Jan. 2003
- S. Saggini, W. Stefanutti, D. Trevisan, P. Mattavelli and G. Garcea, "Prediction of limit-cycles oscillations in digitally controlled DC-DC converters using statistical approach," in *Proc. 31st Annual Conference of the IEEE Industrial Electronics* Society (IECON), Nov. 2005, pp. 561–566
- W. Stefanutti, P. Mattavelli, S. Saggini and G. Garcea, "Energy-based approach for predicting limit cycle oscillations in voltage-mode digitally-controlled dc-dc converters," in *Proc. 21st IEEE Applied Power Electronics Conference and Exposition* (APEC), Mar. 2006, pp. 1148–1154
- H. Peng, A. Prodic, E. Alarcon and D. Maksimovic, "Modeling of quantization effects in digitally controlled dc-dc converters," IEEE Trans. Power Electron., vol. 22, no. 1, pp. 208–215, Jan. 2007

P. Mattavelli, L. Corradini



#### Selected References

#### **Digital Autotuning for SMPS**

- 47. B. Miao, R. Zane, D. Maksimovic, "A Modified Cross-Correlation Method for System Identification of Power Converters with Digital Control," in *Proc. 35th IEEE Power Electronics Specialists Conference* (PESC), vol. 5, 2004, pp. 3728–3733
- B. Miao, R. Zane, D. Maksimovic, "System Identification of Power Converters With Digital Control Through Cross-Correlation Methods," *IEEE Trans. Power Electron.*, vol. 20, no. 5, pp. 1093–1099, Sep. 2005
- 49. Z. Zhao, H. Li, A. Feizmohammadi, A. Prodic, "Limit-Cycle Based Auto-Tuning System for Digitally Controlled Low-Power SMPS," in *Proc. 21st IEEE Applied Power Electronics Conference and Exposition* (APEC), 2006, pp. 1143–1147
- 50. W. Stefanutti, P. Mattavelli, S. Saggini, M. Ghioni, "Autotuning of Digitally Controlled Buck Converters based on Relay Feedback," *IEEE Trans. Power Electron.*, vol. 22, no. 1, pp. 199–207, Jan. 2007
- L. Corradini, P. Mattavelli, D. Maksimovic, "Robust Relay-Feedback Based Autotuning for DC-DC Converters," in *Proc. 38th IEEE Power Electronics Specialists Conference* (PESC), 2007, pp. 2196–2202
- M. Shirazi, R. Zane, D. Maksimovic, L. Corradini and P. Mattavelli, "Autotuning Techniques for Digitally-Controlled Point-of-Load Converters with Wide Range of Capacitive Loads," in *Proc. IEEE Applied Power Electronics Conference and Exposition* (APEC), 2007, pp. 14–20
- L. Corradini, P. Mattavelli, W. Stefanutti, S. Saggini, "Simplified Model-Reference based Autotuning for Digitally Controlled SMPS," *IEEE Trans. Power Electron.*, vol. 23, no. 4, pp. 1956–1963, Jul. 2008
- 54. M. Shirazi, J. Morroni, A. Dolgov, R. Zane and D. Maksimovic, "Integration of frequency response measurement capabilities in digital controllers for dc-dc converters," *IEEE Trans. Power Electron.*, vol. 23, no. 5, pp. 2524–2535, Sep. 2008
- 55. S. Moon, L. Corradini and D. Maksimovic, "Autotuning of digitally controlled boost power factor correction rectifiers," *IEEE Trans. Power Electron.*, vol. 6, no. 10, pp. 3006–3018, Oct. 2011



#### **Efficiency Optimization**

- V. Yousefsadeh and D. Maksimovic, "Sensorless optimization of dead times in dc-dc converters with synchronous rectifiers," *IEEE Trans. Power Electron.*, vol. 21, no. 4, pp. 994–1002, Jul. 2006
- O. Trescases, G. Wei, A. Prodic and W. T. Ng, "Predictive efficiency optimization for dc-dc converters with highly dynamic digital loads," *IEEE Trans. Power Electron.*, vol. 23, no. 4, pp. 1859–1869, Jul. 2008
- 58. F. Z. Chen and D. Maksimovic, "Digital control for improved efficiency and reduced harmonic distortion over wide load range in boost PFC rectifiers," *IEEE Trans. Power Electron.*, vol. 25, no. 10, pp. 2683–2692, Oct. 2010
- D. Costinett, R. Zane and D. Maksimovic, "Automatic voltage and dead time control for efficiency optimization in a Dual Active Bridge converter," in *Proc. 27th IEEE Applied Power Electronics Conference and Exposition* (APEC), Feb. 2012, pp. 1104–1111.
- L. Scandola, L. Corradini, G. Spiazzi, C. Garbossa, P. Piersimoni and A. Vecchiato, "Online Efficiency Optimization Technique for Digitally Controlled Resonant DC/DC Converters," in *Proc. 29th IEEE Applied Power Electronics Conference* and Exposition (APEC), March 16-20 2014, pp. 27–34

P. Mattavelli, L. Corradini

Selected References

Textbooks

- L. Corradini, D. Maksimovic, R. Zane and Paolo Mattavelli, "Digital Control of High-Frequency Switched-Mode Power Converters," 1st ed. Wiley-IEEE Press, Jul. 2015
- 62. S. Buso and P. Mattavelli, "Digital Control in Power Electronics," 2ed. Morgan & Claypool, 2015

#### Seminars

- 63. P. Mattavelli, "Automatic Tuning of Digital Compensators for dc-dc Switching Converters," in *Proc. Digital Power Forum Europe*, (DPE), 2007
- 64. L. Corradini and P. Mattavelli, "z-domain Modeling of Digitally-Controlled de-de Converters," in *Proc. ECPE Seminar on Digital Power Conversion*, 2008
- 65. D. Maksimovic and P. Mattavelli, "Digital Control in Power Electronics: A Power Supply Perspective," in *Proc. 15th* International Power Electronics and Motion Control Conference and Exposition (EPE-PEMC ECCE Europe), Sep. 2012
- 66. L. Corradini, "Digital Control of Inductor-Based dc-dc Converters," in *Proc. 41st European Solid-State Circuits Conference* (ESSCIRC 2015) Workshop on Advanced DC-DC Converter Techniques, invited talk, 2015, Graz, Austria, pp. 99-144